Search Results -

Terms	Documents
request same (unidirectional or (uni adj1 directional)) same bus same arbit\$6	139


US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database

Database:


EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Recall Text

Search:



Clear



DATE: Tuesday, March 15, 2005 Printable Copy Create Case

Set
Name
side by
side

Name
result set

DB=PGPB, USPT, USOC; PLUR=YES; OP=OR

request same (unidirectional or (uni adj1 directional)) same bus same arbit\$6

139 <u>L1</u>

Interrupt

Search Results -

Terms Documents				
L1	0			

US Pre-Grant Publication Full-Text Database

US Patents Full-Text Database US OCR Full-Text Database


Database:

EPO Abstracts Database

JPO Abstracts Database Derwent World Patents Index

IBM Technical Disclosure Bulletins

Search:











Search History

DATE: Tuesday, March 15, 2005 Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB=E	CPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L2</u>	L1	0	<u>L2</u>
DB=P	PGPB, USPT, USOC; PLUR=YES; OP=OR		
<u>L1</u>	request same (unidirectional or (uni adj1 directional)) same bus same arbit\$6	139	<u>L1</u>

Search Results -


Terms					
(370/462 710/107 710/113 710/305 710/240 710/241 710/316 710/52 340/825).ccls.	5921				

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:



Search History

DATE: Tuesday, March 15, 2005 Printable Copy Create Case

Set Name Query side by side	Hit Count	Set Name result set
DB=PGPB, USPT, USOC; PLUR=YES; OP=OR		
<u>L3</u> 710/107,113,305,240,241,316,52;340/825;370/462.ccls.	5921	<u>L3</u>
DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L2</u> L1	0	<u>L2</u>
DB=PGPB, USPT, USOC; PLUR=YES; OP=OR		
request same (unidirectional or (uni adj1 directional)) same bus same arbit\$6	139	<u>L1</u>

Search Results -


Terms	Documents		
L1 and L3	32		

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:











Search History

DATE: Tuesday, March 15, 2005 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> <u>Count</u>	Set Name result set
DB=P	PGPB, USPT, USOC; PLUR=YES; OP=OR		
<u>L4</u>	11 and L3	32	<u>L4</u>
<u>L3</u>	710/107,113,305,240,241,316,52;340/825;370/462.ccls.	5921	<u>L3</u>
DB=E	SPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L2</u>	L1	0	<u>L2</u>
DB=P	PGPB, USPT, USOC; PLUR=YES; OP=OR		
<u>L1</u>	request same (unidirectional or (uni adj1 directional)) same bus same arbit\$6	139	<u>L1</u>

Search Results -

Terms	Documents
L4 and buffer and multiplexer	12

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:













Search History

DATE: Tuesday, March 15, 2005 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> <u>Count</u>	Set Name result set
DB=P	GPB, USPT, USOC; PLUR=YES; OP=OR		
<u>L6</u>	L4 and buffer and multiplexer	12	<u>L6</u>
<u>L5</u>	L4 and buffer	25	<u>L5</u>
<u>L4</u>	11 and L3	32	<u>L4</u>
<u>L3</u>	710/107,113,305,240,241,316,52;340/825;370/462.ccls.	5921	<u>L3</u>
DB=E	PAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L2</u>	L1	0	<u>L2</u>
DB=P	GPB, USPT, USOC; PLUR=YES; OP=OR		
<u>L1</u>	request same (unidirectional or (uni adj1 directional)) same bus same arbit\$6	139	<u>L1</u>





IEEE HOME I SEARCH IEEE I SHOP I WEB ACCOUNT I CONTACT IEEE



Membership Publications/Services Standards Conferences Welcome United States Patent and Trademark Office **RELEASE 1.8** \triangle **Quick Links** FAQ Terms IEEE Peer Review Welcome to IEEE Xplore* ()- Home Your search matched 23 of 1138071 documents. — What Can A maximum of 500 results are displayed, 15 to a page, sorted by Relevance I Access? **Descending** order. C Log-out **Refine This Search:** Tables of Contents You may refine your search by editing the current search expression or entering new one in the text box. — Journals • & Magazines Search request and bus and arbit* > Conference ☐ Check to search within this result set **Proceedings** O- Standards Results Key: JNL = Journal or Magazine CNF = Conference STD = Standard Search By Author 1 A dual round-robin arbiter for split-transaction buses in system-on-O- Basic implementations O- Advanced Reed, J.; Manjikian, N.; CrossRef Electrical and Computer Engineering, 2004. Canadian Conference on , Volume 2, 2-5 May 2004 Member Services Pages:835 - 840 Vol.2 → Join IEEE [Abstract] [PDF Full-Text (511 KB)] O- Establish IEEE **IEEE CNF** Web Account 2 Decentralized arbiter design for a synchronous hierarchical bus Access the multiprocessor system **IEEE Member** Digital Library Alam, M.S.; Karim, M.A.; Aerospace and Electronics Conference, 1992. NAECON 1992., Proceedings of t IEEE Enterprise IEEE 1992 National, 18-22 May 1992 Pages: 187 - 192 vol.1 Access the **IEEE Enterprise** File Cabinet [Abstract] [PDF Full-Text (364 KB)] **IEEE CNF** 3 Impact of bus arbitration on the schedulability of real-time shared-t Print Format multiprocessors Chang Yeol Choi; Heonshik Shin; TENCON '94. IEEE Region 10's Ninth Annual International Conference. Theme 'Frontiers of Computer Technology'. Proceedings of 1994, 22-26 Aug. 1994 Pages: 602 - 606 vol. 2 [Abstract] [PDF Full-Text (340 KB)] **IEEE CNF**

4 A new arbitration circuit for asynchronous multiple bus multiproces: svstems

C

Mahmud, S.M.; Sheth, D.G.; Alles, S.A.;

h g e ch e ch e eee e eee e e b b Circuits and Systems, 1991., IEEE International Sympoisum on , 11-14 June 1 Pages: 1041 - 1044 vol.2

[Abstract] [PDF Full-Text (320 KB)] IEEE CNF

5 Performance model for a prioritized multiple-bus multiprocessor sys

John, L.K.; Yu-Cheng Liu;

Computers, IEEE Transactions on , Volume: 45 , Issue: 5 , May 1996

Pages:580 - 588

[Abstract] [PDF Full-Text (724 KB)] IEEE JNL

6 A comprehensive performance evaluation of crossbar networks

Youn, H.Y.; Chen, C.C.-Y.;

Parallel and Distributed Systems, IEEE Transactions on , Volume: 4 , Issue: 5

1993

Pages:481 - 489

[Abstract] [PDF Full-Text (676 KB)] IEEE JNL

7 Evaluation of reservation-arbitrated access schemes for statistical multiplexing of variable-bit-rate video traffic over dual-bus metropolil area networks

Chan, H.C.B.; Leung, V.C.M.;

Communications, IEE Proceedings-, Volume: 145, Issue: 3, June 1998

Pages:159 - 167

[Abstract] [PDF Full-Text (700 KB)] IEE JNL

8 Performance model for a prioritized multiple-bus multiprocessor sys

Kurian, L.; Yu-Cheng Liu;

Parallel and Distributed Processing, 1994. Proceedings. Sixth IEEE Symposium on , 26-29 Oct. 1994

Pages: 577 - 584

[Abstract] [PDF Full-Text (488 KB)] IEEE CNF

9 A comprehensive modeling for performance evaluation of regular interconnection network

Chen, C.C.-Y.; Hee Yong Youn;

Parallel and Distributed Processing, 1990. Proceedings of the Second IEEE

Symposium on , 9-13 Dec. 1990

Pages:768 - 775

[Abstract] [PDF Full-Text (524 KB)] IEEE CNF

10 A fair distributed queue dual bus access method

Khalil, K.M.; Koblentz, M.E.;

Local Computer Networks, 1989., Proceedings 14th Conference on , 10-12 Oc

b

1989

Pages:180 - 188

[Abstract] [PDF Full-Text (564 KB)] IEEE CNF

C

11 Distributed round-robin and first-come first-serve protocols and the application to multiprocessor bus arbitrary

Vernon, M.K.; Manber, U.;

Computer Architecture, 1988. Conference Proceedings. 15th Annual Internation Symposium on , 30 May-2 June 1988

Pages: 269 - 277

[Abstract] [PDF Full-Text (908 KB)] IEEE CNF

12 Comments on `Design and analysis of arbitration protocols' by F. E Guibaly

Wilkinson, B.;

Computers, IEEE Transactions on , Volume: 41 , Issue: 3 , March 1992

Pages: 348 - 351

[Abstract] [PDF Full-Text (344 KB)] IEEE JNI

13 Fast system-level design space exploration for low power configura multimedia systems-on-chip

Polloni, F.; Mazzoni, L.; Di Matteo, S.;

ASIC/SOC Conference, 2002. 15th Annual IEEE International , 25-28 Sept. 20

Pages:150 - 154

[Abstract] [PDF Full-Text (418 KB)] IEEE CNF

14 Fuzzy logic arbiters for multiple-bus multiprocessor systems

Diab. H.B.:

Systems, Man and Cybernetics, Part C, IEEE Transactions on , Volume: 34 , Is

3, Aug. 2004

Pages: 281 - 292

[Abstract] [PDF Full-Text (480 KB)] IEEE JNL

15 A 4K/spl times/8 dynamic RAM with self-refresh

Reese, E.A.; Spaderna, D.W.; Flannagan, S.T.; Tsang, F.;

Solid-State Circuits, IEEE Journal of , Volume: 16 , Issue: 5 , Oct 1981

Pages:479 - 487

[Abstract] [PDF Full-Text (1136 KB)] IEEE JNL

1 2 Next

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved

С

b

IEEE HOME I SEARCH IEEE I SHOP I WEB ACCOUNT I CONTACT IEEE

search Abstract

Membership Publications/Services Standards Ore®

United States Patent and Trademark Office Welcome

FAQ Terms IEEE Peer Review

I EEE Xplone®
1 Million Documents
1 Million Users The Growing IEEE Xplore®

ØIEEE

» ABSTRACT PLUS

Welcome to IEEE *Xplore*

Help

What Can I Access?

Quick Links

Search Results [PDF FULL-TEXT 724 KB] PREV NEXT DOWNLOAD CITATION

REQUEST Permissions

Tables of Contents

O Log-out

- O- Journals & Magazines
- O- Conference Proceedings
 - O- Standards

> Advanced P By Author Pasic Pasic

Member Services

CrossRef

- Establish (EEE Web Account O Join IEEE
- Digital Library **IEEE Member** Access the

IEEE Enterprise

Performance model for a prioritized multiple-bus

multiprocessor system John, L.K. Yu-Cheng Liu

Dept. of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA; This paper appears in: Computers, IEEE Transactions on

Publication Date: May 1996

On page(s): 580 - 588 Volume: 45, Issue: 5

SSN: 0018-9340

Reference Cited: 24

CODEN: ITCOB4

inspec Accession Number: 5294010

Abstract:

acceptance probability of each processor is presented. It is assumed that each processor contention is modeled using a probabilistic model and a closed form solution for the n the system has a distinct priority assigned to it and that arbitration is based on conflicts, the **request** is resubmitted until granted. Based on the model, individual priority. Whenever a request from a processor is rejected due to bus or memory The performance of a shared memory multiprocessor system with a multiple-bus nterconnection network is studied in this paper. The effect of bus and memory

ပ ch b e ch e eee eee

4

þ

þe

ပ

eee

O- Access the IEEE Enterprise File Cabinet

Print Format

processor acceptance probabilities are first estimated, from which the effective memory models previously reported in literature. It is observed that the inaccuracy of the model simulation results. Results from the model are compared against other approximate bandwidth is computed. The accuracy of the analytical model is verified based on measured in terms of error from simulation results is less than that in previously reported studies

Index Terms:

distinct priority memory bandwidth multiple-bus nterconnection network performance prioritized multiple-bus multiprocessor shared memory acceptance shared memory systems multiprocessing systems performance evaluation probabilities acceptance probability arbitration multiprocessor system

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

Reference list:

- 1, D.P. Bhandarkar,, "Analysis of Memory Interference in Multiprocessors," IEEE Trans. Computers, vol. 24, no. 9, pp. 897-908, Sept. 1975. Buy Via Ask*IEEE
- 2, L.N. Bhuyan,, "An Analysis of Processor Memory Interconnection Networks," IEEE Trans. Computers, vol. 34, no. 3, pp. 279-283, Mar. 1985. Buy Via Ask*IEEE]
- 3, L.N. Bhuyan,, Q. Yang and D.P. Agrawal,, "Performance of Multiprocessor Interconnection Networks," *Computer*, vol. 22, no. 2, pp. 25-37, Feb. 1989. [Abstract] [PDF Full-Text (928KB)]
- interconnection Networks," IEEE Trans. Computers, vol. 32, no. 12, pp. 1,081-1,090, 4, L.N. Bhuyan and D.P. Agrawal,, "Design and Performance of Generalized Buy Via Ask*IEEE] Dec. 1983.
- 5, D.Y. Chang., D.J. Kuck and D.H. Lawrie., "On the Effective Bandwidth of Parallel Memories," IEEE Trans. Computers, vol. 26, no. 5, pp. 480-489, May 1977. Buy Via Ask*IEEE]

ㅁ

þe

þe

g

eee

Networks with Hierarchical Requesting Model," IEEE Trans. Computers, vol. 40, no. 7, pp. 6, W.T. Chen and J.P. Shen,, "Performance Analysis of Multiple Bus Interconnection 834-842, July 1991.

[Abstract] [PDF Full-Text (744KB)]

7, C.R. Das and L.N. Bhuyan,, "Bandwidth Availability of Multiple Bus Multiprocessors," IEEE Trans. Computers, vol. 34, no. 10, pp. 918-926, Oct. 1985. Buy Via Ask*IEEE

8, T.Y. Feng., "A Survey of Interconnection Networks," Computer, vol. 14, no. 12, pp. 12-27, Dec. 1981.

[Buy Via Ask*IEEE]

9, M.A. Holliday and M.K. Vernon,, "Exact Performance Estimates for Multiprocessor Memory and Bus Interference," *IEEE Trans. Computers*, vol. 36, no. 1, pp. 76-85, Jan.

Buy Via Ask*IEEE]

10, K. Hwang and F.A. Briggs,, Computer Architecture and Parallel Processing. New York: McGraw Hill, 1984.

[Buy Via Ask*IEEE]

11, L. Kurian,, "Performance Evaluation of Prioritized Multiple-Bus Multiprocessor Systems," MS thesis, Dept of Electrical Eng., Univ. of Texas, El Paso, Dec. 1989. 12, T. Lang,, M. Valero and I. Alegre,, "Bandwidth of Crossbar and Multiple-Bus Connections for Multiprocessors," *IEEE Trans. Computers*, vol. 31, no. 12, pp. 1,227-1,234, Dec. 1982.

Buy Via Ask*IEEE]

Probability in Multiple-Bus Systems," IEEE Trans. Computers, vol. 36, no. 6, pp. 761-764, 13, Y.C. Liu and C.J. Jou,, "Effective Memory Bandwidth and Processor Blocking June 1987.

Buy Via Ask*IEEE

14, Y.C. Liu and C.C. Wang,, "Analysis of Prioritized Crossbar Multiprocessor Systems," Parallel and Distributed Computing, vol. 7, pp. 321-334, Oct. 1989. [Buy Via Ask*IEEE] [CrossRef]

ch b ch v 00 eee eee

_

þe

þe

e

O

eee

- Multiprocessors," IEEE Trans. Computers, vol. 43, no. 7, pp. 789-805, July 1994. 15, S.M. Mahmud,, "Performance of Multilevel Bus Networks for Hierarchical [Abstract] [PDF Full-Text (1288KB)]
- Memory Interference in a Multiprocessor System," IEEE Trans. Computers, vol. 32, no. 1, 16, M.A. Marsan,, G. Balbo,, G. Conte and F. Gregoretti,, "Modeling Bus Contention and pp. 60-72, Jan. 1983.

Buy Via Ask*IEEE]

17, T.N. Mudge,, J.P. Hayes,, G.D. Buzzard and D.C. Winsor,, "Analysis of Multiple-Bus Interconnection Networks," J. Parallel and Distributed Computing, vol. 3, pp. 328-343, Mar. 1986.

Buy Via Ask*IEEE] [CrossRef]

18, T.N. Mudge,, J.P. Hayes,, G.D. Buzzard and D.C. Winsor,, "Analysis of Multiple-Bus Interconnection Networks," Proc. 1984 Conf. Parallel Processing, pp. 228-232, Aug.

Buy Via Ask*IEEE]

- Multiple-Bus Systems," IEEE Trans. Computers, vol. 34, no. 10, pp. 934-942, Oct. 1985. 19, T.N. Mudge and H.B. Al-Sadoun,, "A Semi-Markov Model for the Performance of [Buy Via Ask*IEEE]
- 20, C.V. Ravi,, "On the Bandwidth and Interference in Interleaved Memory Systems," IEEE Trans. Computers, vol. 21, no. 8, pp. 899-901, Aug. 1972. Buy Via Ask*IEEE
- 21, E.C. Russel,, "Building Simulation Models with SIMSCRIPT II.5," CACI Products Company, La Jolla, Calif.
- 22, D. Towsley,, "Approximate Models of Multiple-Bus Multiprocessor Systems," IEEE Trans. Computers, vol. 35, no. 3, pp. 220-228, Mar. 1986. [Buy Via Ask*IEEE]
- 23, Q. Yang and S. Zaky,, "Communication Performance in Multiple-Bus Systems," IEEE Trans. Computers, vol. 37, no. 7, July 1988. [Abstract] [PDF Full-Text (528KB)]

eee

O

ပ

þ

ğ

þ

ပ

ch b

g e ch

eee

eee

ㅁ

24, D.W.L. Yen,, J.H. Patel and E.S. Davidson,, "Memory Interference in Synchronous Multiprocessor Systems," *IEEE Trans. Computers*, vol. 31, no. 11, pp. 1,116-1,121, Nov. 1982.

[Buy Via Ask*IEEE]

Search Results [PDF FULL-TEXT 724 KB] PREV NEXT DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Lechnical Support | Email Alerting | No Robots Please Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

eee

c c

þe

þe

þe

ပ

ch b

ch

မ စ

e e e

eee

ᄆ

Hit List



Search Results - Record(s) 1 through 10 of 12 returned.

☐ 1. Document ID: US 6587905 B1

Using default format because multiple data bases are involved.

L6: Entry 1 of 12

File: USPT

Jul 1, 2003

US-PAT-NO: 6587905

DOCUMENT-IDENTIFIER: US 6587905 B1

TITLE: Dynamic data bus allocation

DATE-ISSUED: July 1, 2003

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Correale, Jr.; Anthony Raleigh NC
Hofmann; Richard Gerard Apex NC
LaFauci; Peter Dean Holly Springs NC
Wilkerson; Dennis Charles Durham NC

Full Title Citation Front Review Classification Date Reference Sequences Attachments Claims KWIC Draw De

☐ 2. Document ID: US 6560664 B1

US-CL-CURRENT: 710/107; 710/110, 710/244

L6: Entry 2 of 12 File:

File: USPT May 6, 2003

US-PAT-NO: 6560664

DOCUMENT-IDENTIFIER: US 6560664 B1

TITLE: Method and apparatus for translation lookaside buffers to access a common

hardware page walker

Full Title Citation Front Review Classification Date Reference Sequences Attachments Claims KVMC Draw. De

☐ 3. Document ID: US 6353867 B1

L6: Entry 3 of 12 File: USPT

Mar 5, 2002


<

US-PAT-NO: 6353867

DOCUMENT-IDENTIFIER: US 6353867 B1

h eb b g ee e f e f b

TITLE: Virtual component on-chip interface




US-PAT-NO: 6272619

DOCUMENT-IDENTIFIER: US 6272619 B1

TITLE: High-performance, superscalar-based computer system with out-of-order


instruction execution



US-PAT-NO: 6044225

DOCUMENT-IDENTIFIER: US 6044225 A

TITLE: Multiple parallel digital data stream channel controller



US-PAT-NO: 5822553

DOCUMENT-IDENTIFIER: US 5822553 A

TITLE: Multiple parallel digital data stream channel controller architecture

Full Title Citation Front Revie	w Classification Date Reference Sequence	Attachments Claims KWIC Draw De
☐ 7. Document ID: US:	5784649 A	
L6: Entry 7 of 12	File: USPT	Jul 21, 1998

US-PAT-NO: 5784649

DOCUMENT-IDENTIFIER: US 5784649 A

TITLE: Multi-threaded FIFO pool buffer and bus transfer control system

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments CI	laims KW	C Draws De

h eb b g ee e f e f b e

☐ 8. Document ID: US 5732094 A

L6: Entry 8 of 12

File: USPT

Mar 24, 1998

US-PAT-NO: 5732094

DOCUMENT-IDENTIFIER: US 5732094 A

TITLE: Method for automatic initiation of data transmission


Full Title Citation Front Review Classification Date Reference Sequences Attachments Claims KWC Draw De 9. Document ID: US 5455915 A

L6: Entry 9 of 12 File: USPT Oct 3, 1995

US-PAT-NO: 5455915

DOCUMENT-IDENTIFIER: US 5455915 A


TITLE: Computer system with bridge circuitry having input/output $\underline{\text{multiplexers}}$ and third direct unidirectional path for data transfer between buses operating at different rates



US-PAT-NO: 5434872

DOCUMENT-IDENTIFIER: US 5434872 A

TITLE: Apparatus for automatic initiation of data transmission



Display Format: - Change Format

Previous Page Next Page Go to Doc#

Hit List



Search Results - Record(s) 11 through 12 of 12 returned.

☐ 11. Document ID: US 5392406 A

Using default format because multiple data bases are involved.

L6: Entry 11 of 12

File: USPT

Feb 21, 1995

US-PAT-NO: 5392406

DOCUMENT-IDENTIFIER: US 5392406 A

TITLE: DMA data path aligner and network adaptor utilizing same

DATE-ISSUED: February 21, 1995

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Petersen; Brian Los Altos CA Lo; Lai-Chin Campbell CA Brown; David R. San Jose CA

US-CL-CURRENT: 710/316; 710/26, 710/3, 712/300




☐ 12. Document ID: US 5299313 A

L6: Entry 12 of 12 File: USPT Mar 29, 1994

US-PAT-NO: 5299313

DOCUMENT-IDENTIFIER: US 5299313 A

TITLE: Network interface with host independent buffer management



Display Format: - Change Format

Previous Page

Next Page

Go to Doc#

